Careers

Send your resume to careers@alphaics.com

Principal Engineer: AI infra and compiler design

Principal Engineer/Staff/Sr engineer/Intern : FPGA Programming engineer

Principal Engineer Microarchitecture

Principal Engineer/Staff/Sr engineer/Intern : AI/ML Embedded system

Technical Director/Principal engineer: AI Research and implementation

Technical Director/Principal Engineer : SoC Verification Technologies

Technical Director/Principal engineer: VLSI Technologies

Principal/Senior engineer: AI Software

Manager/Senior engineer: DB admin





Principal Engineer: AI infra and compiler design

Desired skills and experience:

  • BS. or M.S. EE/CS/CE or PhD
  • You will design, implement next generation compiler based on Tensorflow XLA
  • To understand LLVM and IR mechanism to implement compiler for custom ISA
  • Knowledge of Tensorflow, Theano, Microsoft cognitive toolkit, cafee and similar framework is a plus
  • Prior experience in compiler design, specifically targeted to OpenCL framework is desired
  • Prior experience with ARM and/or x86 target code is required
  • Good interpersonal and communication (written and oral) skills
  • Experience with parallel programming domain (OpenCL, OpenMP, MPI) is a plus
  • Experience in parallel computing domain is a plus
  • Experience with GCC/LLVM is a plus

 

 

Principal Engineer/Staff/Sr engineer/Intern : FPGA Programming engineer

Desired skills and experience:

  • BS. or M.S. EE/CS/CE or PhD
  • You will design, implement, and verify FPGA prototypes of the Altera/Xilinx FPGAs and IOT SOC's.
  • This is a role for a versatile engineer that includes RTL design, verification, FPGA partitioning and implementation, and lab based bringup of the deeplearning SoC on FPGAs.
  • This position requires a wide range of skills, and exceptional problem solving ability.
  • You will be working with Vice President of Software engineering to Steer our next generation of IOT platform into FPGA and help Develop SW platform on FPGA, which will be reusable in real product 
  • Recent FPGA experience including implementation, synthesis (Altera), timing closure (Altera).
  • Ability to architect, implement and verify modules for FPGA modules and Program using OpenCL.
  • Proficient in Verilog, Perl, and Make
  • Both simulation based verification and lab based debug skills on FPGAs.
  • Experience with OpenCL , modelsim,
  • Must be familiar with both Linux and Windows environments
  • Skills in Programming OpenCL in Altera platforms
  • Hands on with lab FPGA debug methodologies, such as ChipScope, Identify or others.
  • Hands on experience with lab debug equipment, such as oscilloscopes and logic analyzers

 

 

Principal Engineer Microarchitecture

Desired skills and experience:

  • BS. or M.S. EE/CS/CE or PhD with 10+ years experience
  • Datapath design, micro architecture, Verilog coding, Processor pipeline design, memory controller, Knowledge of onchip buses
  • Well verse in translating algorithms to Digital circuits
  • Good knowledge of both FPGA and ASIC implementation of hardware
  • Good knowledge of basic linear algebra , floating point representation, Fixed point representation and computer architecture
  • Familiar with Xilinx design suites
  • Strong communication skills and should be able to work with system architect and embedded engineers

 

 

Principal Engineer/Staff/Sr engineer/Intern : AI/ML Embedded system

Desired skills and experience:

  • BS. or M.S. EE/CS/CE or PhD
  • Knowledge of ARM architecture, programming models and cortex series A9,A53,A57 ,R series is a must
  • You will design, implement, and verify embedded S/W of the Altera/Xilinx FPGAs and IOT SOC's.
  • This is a role for a versatile engineer that includes C and Python debugging using Xilinx SDK, SDAccel
  • Should be proficient in C, linux and python
  • Knowledge of Deeplearning, Convolutional neural network training techniques a plus
  • Should have worked on the ARM debugger , ADS
  • Should be aware of boot , I/Os , drivers, ARM and SoC architectures
  • Should be able to independently bring up the board
  • Should help FPGA engineers to come up with BSP
  • This position requires a wide range of skills, and exceptional problem solving ability.
  • Experience with OpenCL , FPGA and ARM debug a plus
  • Must be familiar with both Linux and Windows environments
  • Skills in Programming OpenCL in Altera platforms
  • For senior candidate, customer support experience and closely working with customer to enable embedded application a plus

 

 

Technical Director/Principal engineer: AI Research and implementation

Desired skills and experience:

  • Masters or PhD (preferred) in CS/EE or related fields.
  • Publications in CVPR/NIPS/ICML a plus
  • AI expertise in one or more of the following:
  • Deep reinforcement learning,  Deep convolutional networks, recurrent neural networks, Boltzmann machines and restricted Boltzmann machines, deep auto-encoders, unsupervised learning, and distributed learning algorithms
  • Solid fundamentals in linear algebra, probability theory, graph theory and signal processing.
  • Experience with Programming in Python and knowledge of framework like theono, Torch and cafe
  • Extensive programming experience, ideally in Python and openCL
  • Knowledge of databases like Mysql, mongodb  is added plus

 

 

Technical Director/Principal Engineer  : SoC Verification Technologies

Desired skills and experience:

  • Masters or PhD (preferred) in CS/EE or related fields.
  • Extensive experience in SoC and block level verification is a must
  • Architecting verification technologies involves, coming up with new ways to verify design
  • Should be able to contribute to advance VLSI technologies via patents and publications.
  • AI expertise is a plus
  • Requires handson experience with Python, spyder and pythonxy libraries is a must.
  • Solid fundamentals in linear algebra, probability theory, graph theory and signal processing.
  • Experience with Programming in Python and knowledge of framework like theono, Torch and caffe

 

 

Technical Director/Principal engineer: VLSI Technologies

Desired skills and experience:

  • Masters or PhD (preferred) in CS/EE or related fields.
  • Extensive experience in coming up with new VLSI technologies in Low power, performance modeling and digital circuit design
  • Should have proven technology expertise via inventions and publication
  • Should be able to code technology libraries in python
  • Experience in Debugging full Chip and FPGA is a must
  • Should be able to contribute to advance VLSI technologies via patents and publications.
  • AI expertise is a plus
  • Requires hands-on experience with Python, spyder and pythonxy libraries is a must.
  • Solid fundamentals in linear algebra, probability theory, graph theory and signal processing.
  • Experience with Programming in Python and knowledge of framework like theono, Torch and caffe

 

 

Principal/Senior engineer: AI Software 

Desired skills and experience:

  • Masters or PhD (preferred) in CS/EE or related fields.
  • Extensive experience in programming Software on FPGA
  • Should have familiarity with ARM platforms and hands-on debug expertise
  • Should have familiarity with AWS environment
  • Should be able to code technology libraries in python
  • Experience in Debugging full Chip and FPGA is a must
  • AI expertise is a plus
  • Requires hands-on experience with Python, spyder and pythonxy libraries is a must.
  • Solid fundamentals in linear algebra, probability theory, graph theory and signal processing.
  • Experience with Programming in Python and knowledge of framework like theono, Torch and caffe

 

 

Manager/Senior engineer: DB admin

Desired skills and experience:

  • Masters or Bachelors in CS/EE or related fields.
  • 15+ years in mysql or noSQL or graph database administration
  • Should have familiarity with AWS environment
  • Should be able to code libraries in python
  • Admin knowledge of Bigdata frameworks Hadoop and mongodb required
  • Requires hands-on experience with Python, spyder and pythonxy libraries is a must.
  • Should have ability to manage 3-5 team of DB Architects.